Out of various methods of floating inductance simulation known so far GIC-based methods of floating inductance simulation appear to be more suitable from the point of view of microelectronic application. However, a drawback of such configurations is their noncanonic nature due to the requirement of two GICs and hence two capacitors for simulating a first order impedance. This paper reports new type of FI circuits which require only one GIC and thus employ only one capacitor together with a reduced number of resistors, while retaining the merits of the usual GIC-approach.
INTRODUCTION
The importance of simulated inductors (both grounded and floating) in the context of active network synthesis is well known. [1] [2] [3] [4] Out of various operational amplifier-RC methods of floating inductance (FI) simulation known now5-9 '11-19'24'2s'27-40 , those which employ two generalised-impedance-converter (GIC) type networks s-a have the following advantageous features from the point of view of microelectronic application:
(i) feasibility of employing low-valued capacitors compatible with microelectronic manufacturing techniques (ii) requirement of only one component-matching condition for desired realisation and ease of adjustment for floatation by trimming a single resistance. (Note that since it is impossible to simulate a lossless FI with OA-RC networks without requiting any kind of component-matching, 2 it follows that the best configura. tions from this viewpoint would be those which require no more than one matching-constraint).4 (iii) inductance control through a single resistance and (iv) low sensitivities to component tolerances.
The main drawback of these circuits is that two capacitors are needed to simulate a first order impedance.
Clearly, for microelectronic application 9 those FI circuits would be more suitable which, while retaining all the merits quoted above, use only a single capacitor. The purpose of this paper is to present some new FI configurations having these features.
A CIRCUIT CONFIGURATION FOR LOSSLESS FI SIMULATION
Consider the configuration of Figure 1 . In analysing the circuit it is assumed that the operational amplifiers (OAs) A2-A4 have ideally infinite input impedance, infinite gain and zero output impedance while the DVCCS 1 A1 has infinite input impedance and transconductance equal to G. Deleting the DVCCS A1 and OA A2, the rest of the circuit between terminals and P can be identified as a cascade of a GIC and resistor R4. The transmission matrix of the GIC is given by A1 A3
FIGURE
A circuit configuration for simulating a lossless floating inductance using a single GIC; 
If the DVCCS is connected as shown, it will convert the voltage across its terminals (which is equal to iR) into current GiR and this current will become the port-2 current i2 of the overall 2-port network. The Y-matrix of the circuit shown in Fig. is given by
The circuit, therefore, simulates a FI with CRRaR, R2 (5) provided GR (6) In practice, the above conditions may be achieved by adjusting the resistor Rt, such that the voltages at port and 2 are indistinguishable. 11 The following may now be noted:
(a) Like earlier GIC-based circuits, s-8 in this case also (i) low-valued-capacitor may be employed due to inherent capacitance-multiplication by the factor (R4/R2).
(ii) the circuit may be easily adjusted for floatation by trimming a single resistance R1.
(iii) inductance value is single-resistance-tunable (with any of the resistors R2, R3, R4).
(iv) all sensitivity coefficients Si of the realised FI with respect to Ct, R1, Rz, R3, R and G are within the range o < II Si II < (This may be verified through (4), employing the method of). (ii) the proposed configuration uses a smaller number of resistors (only four) than the circuits of 12-t9 (which require seven to fifteen resistors).
SOME OTHER FI CIRCUITS
Many additional single-capacitance FI configurations can be derived as follows: (i) Some interesting FI configurations, based upon nonideal GICs derived from the circuits of, 1-2 are shown in Fig. 2 . Note that these circuits have the novel feature of employing a minimum possible number of passive components (i.e. one capacitor and two resistors) although they simulate lossy FIs with floating immittances given by Z(s) Rs + sL or Y(s) 1/Rp + 1/sL. (ii0 Many other variants of the proposed circuits and those outlined in (ii) may be obtained by replacing the OAs by nullator-norator pairs and then recomponsing the circuits by alternative grouping of nullators and nurators to form ideal OAs.
REALISATION OF FLOATING FDNR AND FDNC ELEMENTS
A variety of floating FDNR and FDNC type immitances 26 may be realised by alternative choice (resistive/capacitive) of passive components in the circuits of Fig. and 2 (and those outlined above). However, a particularly promising configuration for this purpose is that of Fig. 1 In both cases, simulated elements are single-resistance-tunable.
CONCLUSIONS
A circuit configuration is presented for lossless FI simulation and it retains the character. istic features of the earlier two-GIC-based approaches to FI simulation but by contrast, requires a single GIC and hence (i) employs only a single capacitor, thus, requiring 50% less total-capacitance compared to earlier circuits s-a for the same value of inductance (ii) requires a smaller number of resistors. Also, a few circuits employing non-ideal GICs are presented which simulate lossy FIs and have the novel feature of requiring a minimum possible number of passive elements. The characteristic advantages of the proposed circuits are retained when they are used to realise FDNR or FDNC type floating immittances through alternative choice of circuit impedances.
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